

## Literatur

- [1] M.E. Thomas, W. Maly, "Multilevel interconnect yield estimates using the double bridge test structure", 1988 IEEE, pp. 229-237.
- [2] M.A. Mitchell, J. Huang, L. Forner, "Issues with contact defect test structures", Proc. IEEE 1992 International Conference on Microelectronic Test Structures, Vol. 5, March 1992, pp. 53-56.
- [3] J. Hammond, "Knowledge-based electrical monitor approach using very large array yield structures to delineate defects during process development and production yield improvement", IEEE International Workshop on Defect and Fault Tolerance in VLSI, 1991, pp. 67-80.
- [4] Ch. Hess, "Teststrukturen zur effizienten produktionsbegleitenden Defektdiagnose und -analyse", via Internet, Institut für Rechnerentwurf und Fehlertoleranz (Prof. Dr. D. Schmid), Universität Karlsruhe
- [5] S. Morgan, I. Munari, A. Scorzoni, F. Fantini, G. Magri, C. Zaccherini, C. Caprile, "Test structures for electromigration evaluation in submicron technology", Proceedings of the 1996 IEEE International conference on microelectronic test structures, Vol. 9, March 1996, pp. 283-287.
- [6] M.G. Buehler, B.R. Blaes, C.A. Pina, T.W. Griswold, "Pinhole array capacitor for oxide integrity analysis", Solid State Technology, November 1993, pp. 131-137.
- [7] S. Madgo, "yield test structures and their use for process development", Proc. IEEE International Conference on Microelectronic Test Structures, Vol. 5, March 1992, pp. 47-52.
- [8] Ch. Hess, L.H. Weiland, R. Bornefeld, "Customized checkerboard test structures to localize interconnection point defects", Proc. 1997 VLSI Multilevel Interconnection Conference, June 1997.
- [9] Ch. Hess, L.H. Weiland, "Comparison of defect size distributions based on electrical and optical measurement procedures", IEEE / SEMI 1997 Advanced Semiconductor Manufacturing Conference, September 1997.

- 
- [10] Ch. Hess, L.H. Weiland, "Verfahren zur optimierten Auswahl, Entwicklung und Datenanalyse von Teststrukturen in Backend-Prozeßschritten", GME-Fachtagung Mikroelectronic, März 1995.
- [11] Ch. Hess, L.H. Weiland, "Determination of defect size distributions based on electrical measurements at a novel harp test structure", Proc. IEEE International Conference on Mikroelectronic Test Structures, March 1997.
- [12] J.M. Soden, R.E. Anderson, "IC failure analysis: techniques and tools for quality and reliability improvement", Proceedings of the IEEE, Vol. 81, No. 5, May 1993, pp. 703-715.
- [13] Ch. Hess, A. Ströle, "Modellierung von Defektformen zur rechnergestützten Ausbeutevorhersage", GME-Fachtagung Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme, Mai 1994.
- [14] Ch. Hess, A. Ströle, "Modeling of real defect outlines for defekt size distribution and yield prediction", IEEE International Conference on Mikroelectronic Test Structures, March 1993.
- [15] Ch. Hess, L.H. Weiland, "Einfluß realistischer Defektformen auf die Größenverteilung von Defekten für die Ausbeutevorhersage", via Internet, Institut für Rechnerentwurf und Fehlertoleranz (Prof. Dr. D. Schmid), Universität Karlsruhe
- [16] D. Gaitonde, D.M.H. Walker, "Circuit-level modeling of spot defects", IEEE International Workshop on Defect and Fault Tolerance on VLSI Systems, 1991, pp. 63-66.
- [17] Ch. Hess, A. Ströle, "Modeling of real defect outlines and parameter extraction using a checkerboard test structure to localize defects", IEEE Transactions on semiconductor manufacturing, Vol. 7, No. 3, August 1994, pp. 284-292.
- [18] J.B. Khare, W. Maly, M.E. Thomas, "Extraction of defect size distributions in an IC layer using test structure data", IEEE Transactions on semiconductor manufacturing, Vol. 7, No. 3, August 1994, pp. 354-368.
- [19] J. Pineda de Gyvez, Ch. Di, "IC defct sensitivity for footprint-type spot defects", IEEE Transactions on computer-aided design, Vol. 11, No. 5, May 1992, pp. 638-658.

- [20] A. Gupta, W.A. Porter, J. W. Lathrop, "Defect analysis and yield degradation of integrated circuits", IEEE Journal of solid-state circuits, Vol. SC-9, No. 3, June 1974, pp. 96-102.
- [21] Ch. Hess, L.H. Weiland, "Wafer level defect density distribution using checkerboard test structures", Proc. IEEE International Conference on Microelectronic Test Structures, Vol. 11, March 1998.
- [22] Ch. Hess, L.H. Weiland, G. Lau, R. Hiller, "Correlation between particle defects and electrical faults determined with laser scattering systems and digital measurements on checkerboard test structures", Proc. SPIE's Microelectronic Manufacturing Conference, Vol. 2874, October 1996.
- [23] Ch. Hess, L.H. Weiland, "Defect cluster analysis to detect equipment specific yield loss based on yield-to-area calculations", Proc. SPIE's Microelectronic Manufacturing Conference, Vol. 3216, October 1997.
- [24] L. Pesotchinsky, "A model for IC yield analysis and process control", Solid-State Electronics, Vol. 29, No. 12, 1986, pp. 1253-1265.
- [25] C.H. Stapper, "Modeling of integrated circuit defect sensitivities", IBM J. Res. Develop., Vol. 29, No. 1, January 1985, pp. 549-557.
- [26] E. Bruls, "Quality and reliability impact of defect data analysis", IEEE Transactions on semiconductor manufacturing, Vol. 8, No. 2, May 1995, pp. 121-129.
- [27] S. Gandemer, B.C. Tremintin, J.J. Charlot, "Critical Area and Critical Levels Calculation in I.C. Yield Modeling", IEEE Transactions on electronic devices, Vol. 35, No. 2, February 1988, pp. 158-166.
- [28] A.V. Prabhu, "Defect size variations and their effect on the critical area of VLSI devices", IEEE Journal of solid-state circuits, Vol. SC-20, No. 4, August 1985, pp. 878-880.
- [29] A.V. Prabhu, L.D. Smith, H.A. Bonges, J.K. Paulsen, "Radial yield variations in semiconductor wafers", IEEE Circuits and devices magazine, March 1987, pp. 42-47.
- [30] A.V. Prabhu, "Role of defect size distribution in yield modeling", IEEE Transactions on electron devices, Vol. ED-32, No. 9, September 1985, pp. 1727-1736.
- [31] I.A. Wagner, I. Koren, "An interactive VLSI CAD tool for yield estimation", IEEE Transactions on semiconductor manufacturing, Vol.8, No. 2, May 1995, pp. 130-138.

- 
- [32] G.A. Allan, A.J. Walton, "Efficient Critical Area Algorithms and Their Application to Yield Improvement and Test Strategies", 1994 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, 17-19<sup>th</sup> Oct. 1994, Montreal, pp. 88-96.
- [33] A.R. Dalal, P. D. Franzon, M. J. Lorenzetti, "A Layout-Driven Yield Predictor and Fault Generator for VLSI", IEEE Transactions on semiconductor manufacturing, Vol. 6, No. 1, February 1993, pp. 77-82.
- [34] J.H.N. Mattick, R.W. Kelsall, R.E. Miles, "Improved critical area prediction by application of pattern recognition techniques", Microelectron. Reliab., Vol. 36, No. 11/12, 1996, pp.1815-1818.
- [35] J.B. Khare, W. Maly, S. Griep, D. Schmitt-Landsiedel, "Yield-oriented computer-aided defect diagnosis", IEEE Transactions on semiconductor manufacturing, Vol. 8, No. 2, May 1995, pp. 195-205.
- [36] A.V. Prabhu, "Modeling the critical area in yield forecasts", IEEE Journal of solid-state circuits, Vol. SC-20, No. 4, August 1985, pp. 874-877.
- [37] G.A. Allan, J.P. Elliot, Anthony J. Walton, "EYE: A tool for measuring the defect sensitivity of IC layout", via Internet, Dept. Electrical Engineering, Univ. Edinburgh, Edinburgh EH9 3JL, U.K.
- [38] A. Dreizner, H. Kück, K. Lukat, J. Pahlitzsch, "Ausbeute-Zuverlässigkeits-Korrelation für Leitbahnsysteme in hochintegrierten Schaltungen", Fachtagung Mikroelektronik, Baden-Baden, 1995.
- [39] A. Dreizner, H. Kück, K. Lukat, J. Pahlitzsch, "Defect monitoring and layout related yield and reliability prediction for VLSI interconnects", Proc. of ESREF 94, 1994, pp. 143-146.
- [40] G.A. Allan, A.J. Walton; "A Defect Sensitivity Measurement Tool Enabling Comparison of IC Layout Sensitivity", VLSI Multi-Level Interconnect Conference, June 1995, pp. 655-657.
- [41] G.A. Allan, A.J. Walton, "Sampling based yield prediction for ULSI", SPIE Symposium on Microelectronic Manufacture, Oct 1996, pp. 198-209.
- [42] F. Duvivier, G.A. Allan, "Application of a Survey Sampling Critical Area Computation Tool in a Manufacturing Environment", IEEE International Symposium

- on Defect and Fault Tolerance in VLSI, Systems, Boston, Massachusetts, Nov 1996, pp. 48-52.
- [43] G.A. Allan, A.J. Walton, "Yield Prediction by Sampling with the EYES Tool", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, Massachusetts, Nov 1996, pp. 39-47.
- [44] T.G. Waring, G.A. Allan, A.J. Walton, "Integration of DFM Techniques and Design Automation", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, Massachusetts, Nov 1996, pp. 59-67.
- [45] S.M. Sze, M. Simon, "yield and reliability", VLSI Technology, second edition, New York, NY, McGraw Hill, 1988, pp. 612-657.
- [46] D.M. Brown, M. Ghezzi, H.G. Parks, "Advanced CMOS process technology", San Diego, CA [u.a.], Academic Press, 1989, pp. 227-286.
- [47] A.V. Prabhu, "Introduction to semiconductor device yield modeling", Artech House Boston, London, 1992.
- [48] C.H. Stapper, "Fact and fiction in yield modeling", Microelectronics Journal, Vol. 20, No. 1-2, 1989, pp. 129-151.
- [49] C.H. Stapper, "Yield model for fault clusters within integrated circuits", IBM J. Res. Develop., Vol. 28, No. 5, September 1984, pp. 636-639.
- [50] C.H. Stapper, "The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions", IBM J. Res. Develop., Vol. 29, No. 1, January 1985, pp. 87-97.
- [51] C.H. Stapper, "Statistics associated with spatial fault simulation used for evaluating integrated circuit yield enhancement", IEEE Transaction on computer-aided design, Vol. 10, No. 3, March 1991, pp. 399-406.
- [52] C.L. Mallory, D.S. Perloff, T.F. Hasan, R.M. Stanley, "Spatial yield analysis in integrated circuit manufacturing", Solid state technology, November 1983, pp. 121-127.
- [53] C.H. Stapper, "On a composite model to the IC yield problem", IEEE Journal of solid-state circuits, December 1975, pp. 537-539.
- [54] C.H. Stapper, "On yield, fault distributions and clustering of particles", IBM J. Res. Develop., Vol. 30, No. 3, May 1986, pp. 326-338.

- 
- [55] C.H. Stapper, "Improved yield models for fault-tolerant random-access memory chips", IEEE Workshop on defect and fault tolerance in VLSI, 1991, pp. 46-59.
- [56] A.V. Prabhu, "A cluster-modified Poisson model for estimating defect density and yield", IEEE Transactions on semiconductor manufacturing, Vol. 3, No. 2, May 1990, pp. 54-59.
- [57] O. Paz, Th.R. Lawson, "Modification of poisson statistics: modeling defects induced by diffusion", IEEE Journal of solid-state circuits, Vol. SC-12, No. 9, October 1977, pp. 540-546.
- [58] E.I. Muehldorf, "Fault clustering: modeling and observation on experimental LSI chips", IEEE Journal of solid-state circuits, Vol. SC-10, No. 4, August 1975, pp. 237-244.
- [59] B. Meister, "On Murphys yield formula", IBM J. Res. Develop., Vol. 27, No. 6, November 1983, pp. 545-548.
- [60] J.B. Khare, D.B.I. Feltham, W. Maly, "Accurate estimation of defect-related yield loss in reconfigurable VLSI circuits", IEEE Journal of solid-state circuits, Vol. 28, No. 2, February 1993, pp. 146-156.
- [61] M.B. Ketchen, "Point defect yield model for wafer scale integration", IEEE Circuits and Devices Magazine, 1985, pp. 24-34.
- [62] R.S. Hemmert, "Poisson process and integrated circuit yield prediction", Solid State Electronics, Vol. 24, 1981, pp. 511-515.
- [63] S.M. Hu, "Some considerations in the formulation of IC yield statistics", Solid State Electronics, Vol. 22, 1979, pp. 205-211.
- [64] J.A. Cunningham, "The use and evaluation of yield models in integrated circuit manufacturing", IEEE Transactions on semiconductor manufacturing, Vol. 3, No. 2, May 1990, pp. 60-71.
- [65] U. Kaempf, "The binomial test: a simple tool to identify process problems", IEEE Transactions on semiconductor manufacturing, Vol. 8, No. 2, May 1995, pp. 160-166.
- [66] C.H. Stapper, R.J. Rosner, "Integrated circuit yield management and yield analysis: development and Implementation", IEEE Transactions on semiconductor manufacturing, Vol. 8, No. 2, May 1995, pp. 95-102.

- [67] C. Weber, B. Moslehi, M. Dutta, "An integrated framework for yield management and defect / fault reduction", *IEEE Transactions on semiconductor manufacturing*, Vol. 8, No. 2, May 1995, pp. 110-120.
- [68] A. Tyagi, M. Bayoumi, "Defect clustering viewed through generalized poisson distribution", *IEEE Transactions on semiconductor manufacturing*, Vol. 5, No. 3, August 1993, pp.196-206.
- [69] R.S. Collica, "The effect of the number of defect mechanisms on fault clustering and its detection using yield model parameters", *IEEE Transactions on semiconductor manufacturing*, Vol. 5, No. 3, August 1992, pp. 189-195.
- [70] Z. Stamenkovic, "Modeling of integrated circuit yield loss mechanisms", *IEEE Transactions on semiconductor manufacturing*, Vol. 9, No. 2, May 1996, pp. 270-272.
- [71] S.P. Cunningham, J.G. Shanthikumar, "Empirical results on the relationship between die yield and cycle time in semiconductor wafer fabrication ", *IEEE Transactions on semiconductor manufacturing*, Vol. 9, No. 2, May 1996, pp. 273-277.
- [72] C.N. Berglund, "A unified yield model incorporating both defect and parametric effects", *IEEE Transactions on semiconductor manufacturing*, Vol. 9, No. 3, August 1996, pp. 447-454.
- [73] B. El-Kareh, "Process integration and device characterization", *IBM Microelectronics*, 1997.
- [74] C.H. Stapper, A.N. McLaren, M. Dreckmann, "Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product", *IBM J. Res. Develop.*, Vol. 24, No. 3, May 1980, 398-409.
- [75] F. Corsi, D. Del Console, C. Marzocca, "Defect level for non-equiprobable faults in digital ICs", *Electronic Letters*, Vol. 29, No. 8, 15th april 1993, pp. 653-654.
- [76] A. Gupta, J.W. Lathrop, "Yield analysis of large integrated-circuit chips", *IEEE Journal of solid-state circuits*, Vol. SC-7, No. 5, October 1972, pp. 389-395.
- [77] M.A. Mitchell, "Defect test structures for characterization of VLSI technologies", *Solid State Technology*, May 1985, pp. 207-213.
- [78] M.A. Mitchel, C.F. Hiatt, "Process monitoring and prediction of yield", 1983 *IEEE*, pp. 41-46.

- 
- [79] A.P. Turley, D.S. Herman, "LSI yield projections based upon test pattern results: an application to multilevel metal structures", IEEE Transactions on parts, hybrids and packaging, Vol. PHP-10, No. 4, December 1974, pp. 230-234.
- [80] C.H. Stapper, "The defect-sensitivity effect of memory chips", IEEE Journal of solid-state circuits, Vol. SC21, No. 1, February 1986, pp. 193-198.
- [81] W. Maly, A.J. Strojwas, "Statistical simulation of the IC manufacturing process", IEEE Transactions on computer-aided design of integrated circuits and systems, Vol. CAD-1, No. 3, February 1982, pp. 120-131.
- [82] C.G. Shirley, "Reliability characterization and prediction", Intel Corporation, Rev. 3, Sept. 21, 1993.
- [83] O. Kraft, "Untersuchung und Modellierung der Elektromigrationsschädigung in miniaturisierten Aluminiumleiterbahnen", Stuttgart, Univ., Diss., 1995.
- [84] P. Yang, J.H. Chern, "Design for reliability: The major challenge for VLSI", Proceedings of the IEEE Vol. 81, No. 5, May 1993, pp. 730-743.
- [85] R.P. Vollertsen, W.G. Kleppmann, "Dependence of dielectric time to breakdown distributions on test structure area", Proc. IEEE International Conference on Microelectronic Test Structures, Vol. 4, No. 1, March 1991, pp. 75-79.
- [86] H.H. Huston, C.P. Clarke, "Reliability defect detection and screening during processing – theory and implementation", IBM East Fishkill, 1992, pp. 268-275.
- [87] H.H. Huston, C. Patrick Clarke, "Reliability defect detection, monitoring and screening during processing", IBM East Fishkill, 1992, pp. 33-36.
- [88] D.J. Dumin, J.R. Maddux, R.S. Scott, R. Subramoniam, "A model relating wearout to breakdown in thin oxides", IEEE Transactions on electron devices, Vol. 41, No. 9, September 1994, pp. 1570-1579.
- [89] O. Kraft, E. Arzt, "Numerical simulation of electromigration-induced shape changes of voids in bamboo lines", Appl. Phys. Lett. 66 (16), 17 April 1995, pp. 2063-2065.
- [90] E. Arzt, O. Kraft, "Electromigration failure by shape change of voids in bamboo lines", J. Appl. Phys., Vol. 76, No. 3, August 1994, pp. 1563-1571.
- [91] Z. Suo, W. Wang, M. Yang, "Electromigration instability: Transgranular slits in interconnects", Appl. Phys. Lett. 64(15), 11. April 1994, pp. 1944-1946.



- [92] E. Arzt, O. Kraft, U. E. Möckl, "Metalle unter Extrembedingungen", Phys. Bl. 52 (1996), Nr 3, 1996, pp. 227-231.
- [93] C.C. Harry, C.H. Mathiowetz, "ASIC reliability and qualification: a user's perspective", Proc. of the IEEE, Vol. 81, No. 5, May 1993, pp. 759-767.
- [94] S. Rochel, G. Steele, J.R. Lloyd, S.Z. Hussain, David Overhauser, "Full-chip reliability analysis", IEEE Annual International Reliability Physics Symposium, Reno, Nevada, 1998, pp. 356-361.
- [95] J.R. Lloyd, "Reliability modeling for electromigration failure", Digital Equipment Corporation, Hudson MA, pp. 127-134.
- [96] B.K. Liew, P. Fang, N.W. Cheung, C. Hu, "Circuit reliability simulator for interconnect, via and contact electromigration", IEEE Transactions on electron devices, Vol. 39, No. 11, November 1992, 2472-2479.
- [97] J.L. Stevenson, J.A. Nachlas, "Microelectronics reliability predictions derived from component defect densities", Proceedings Annual Reliability and Maintainability Symposium, 1990, pp. 366-371.
- [98] S.S. Menon, K.Y. Fu, "A fast wafer-level screening test for VLSI metallization", IEEE Electron Device Letters, Vol. 14, No. 6, June 1993, pp. 307-309.
- [99] S.S. Menon, A.K. Gorti, K.F. Poole, "Influence of grain size on defect-related early failures in VLSI interconnects", Proc. IEEE/IRPS workshop for reliability physics, San Diego, Cal., March/April 1992, pp. 373-378.
- [100] U. Röttcher, "Schaltungs- und Parameterextraktion aus dem Layout hochintegrierter Schaltungen", Verlag TÜV Rheinland GmbH, Köln 1990.
- [101] F. Beck, "Integrierte Halbleiterschaltungen, Konstruktionsmerkmale, Fehlererscheinungen, Ausfallmechanismen", Weinheim, [u.a.], VCH Verlagsgesellschaft mbH, 1993.
- [102] E.A. Schönbächler, "Electromigration behavior of a multi-layer metallization", 1. Auflage 1998, Hartung-Gorre Verlag Konstanz.
- [103] P.D.T. O'Connor, "Zuverlässigkeitstechnik – Grundlagen und Anwendungen", Weinheim, [u.a.], VCH Verlagsgesellschaft mbH, 1990.
- [104] W. Maly, J. Deszczka, "Yield Estimation Model for VLSI Artwork Evaluation", Electronics Letters, 17<sup>th</sup> March 1983, Vol. 19, No. 6, pp. 226-227.

- 
- [105] W. Maly, "Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits", IEEE Transactions on CAD, July 1985, pp. 161-177.
- [106] H.T. Heineken, J. Khare, W. Maly, "Yield Loss Forecasting in the Early Phases of the VLSI Design Process", Proc: CICC -96, pp. 27-30.
- [107] H.T. Heineken, W. Maly, "Interconnect Yield Model for Manufacturability Prediction in Synthesis of Standard Cell Based Designs", Proceedings of ICCAD-96, pp. 368-373.
- [108] W. A. Pleskacz, W. Maly "Improved Yield Model for Submicron Domain", International Proceedings of Defect and Fault Tolerance in VLSI Systems, Paris, Oct. 1997, pp. 2-10.
- [109] P.K. Nag, W. Maly, "Yield Estimation of VLSI Circuits", Techcon90, Oct. 16-18, 1990, San Jose.
- [110] P.K. Nag, W. Maly, "Hierarchical Extraction of Critical Area for Shorts in Very Large ICs", Proceedings of The IEEE International Workshop on Detect and Fault Tolerance in VLSI Systems, IEEE Computer Society Press 1995, pp. 10-18.
- [111] I. Bubel, W. Maly, T. Waas, P.K. Nag, H. Hartmann, D. Schmitt-Landsiedel and S. Griep, "AFFCCA: A Tool for Critical Area Analysis with Circular Defects and Lithography Deformed Layout", Proceedings of The IEEE International Workshop on Detect and Fault Tolerance in VLSI Systems, IEEE Computer Society Press 1995, pp. 19-27.
- [112] C. Ouyang, W. Maly, "Efficient Extraction of Critical Area in Large VLSI ICs", Proc. IEEE International Workshop on Defect and Fault Tolerance of VLSI Systems, 1996, pp. 301-304.
- [113] C. Ouyang, W. Pleskacz, W. Maly, "Extraction of Critical Areas for Opens in Large VLSI Circuits", Proc. IEEE International Workshop on Defect and Fault Tolerance of VLSI Systems, 1996, pp. 21-29.
- [114] R.K. Nurani, A.J. Strojwas, W. Maly, C. Ouyang, W. Shindo, R. Akella, M. McIntyre, J. Derrett, "In-Line Yield Prediction Methodologies Using Patterned Wafer Inspection Information", International Symposium on Semiconductor Manufacturing, Sept. 1996, pp. 243-248.

- [115] W. Maly, F.J. Ferguson, J.P. Shen, "Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells", Proc. International Test Conference, 1984, pp. 390-399.
- [116] J. Khare, W. Maly, "Inductive Contamination Analysis (ICA) with SRAM Application", IEEE International Test Conference, October 1995, pp. 552-560.
- [117] W. Maly, "Design Methodology for Defect Tolerant Integrated Circuits", Proc. of CICC-88, Rochester, NY, May 1988.
- [118] J. Khare, S. Mitra, P.K. Nag, W. Maly, R. Rutenbar, "Testability-Oriented Channel Routing", Proc. 8<sup>th</sup> Annual VLSI Design Symposium, N. Delhi, India, Jan. 1995, pp. 208-213.
- [119] W. Maly, "Yield Models – Comparative Study", Defect and Fault Tolerance in VLSI Systems, Ed. by C. Stapper et al., Plenum Press, New York, 1990.
- [120] W. Maly, Invited, "Computer-Aided Design for VLSI Circuit Manufacturability", Proc. of IEEE, Vol. 78, No. 2, Feb. 1990, pp. 356-390.
- [121] J. Niehof, "Electromigration Early Resistance Change Modeling", Enschede, Univ., Diss., 1994.
- [122] P.A. Tobias, D.C. Trindade, "Applied Reliability", zweite Ausgabe, VanNostrand Reinhold, New York, 1995.
- [123] W. Gellert, H. Küstner, M. Hellwich, H. Kästner, "Kleine Enzyklopadie Mathematik", VEB Bibliographisches Institut Leipzig, 1965.
- [124] A. Möller, "Materialtransport in stromdurchflossenen Kupfer-Zinn-Kontakten", Dresden, Technische Universität, Diss., 1993.
- [125] "Standard test method for estimating electromigration median time-to-failure and sigma of integrated circuit metallizations", F 1260-89
- [126] ANSYS Inc., 201 Johnson Road, Houston, PA 15342-1300, ANSYS Version 5.4, 1997.
- [127] S. Brand, H.D. Dahmen, "Physik – Eine Einführung in Experiment und Theorie", zweite überarbeitete Auflage, Springer Verlag, Berlin, [u.a.], 1986.
- [128] Grimsehl, "Lehrbuch der Physik", Band II, Elektrizitätslehre, 21. Auflage, BSB B.G. Teubner Verlagsgesellschaft, Leipzig, 1988.

- 
- [129] I.N. Bronstein, K.A. Semendjajew, "Taschenbuch der Mathematik", 24. Auflage, Gemeinschaftsausgabe Verlag Nauka, Moskau und BSB B.G. Teubner Verlagsgesellschaft, Leipzig, 1989
- [130] Grovenor C.R.M., Microelectronic Materials, Graduate Student Series in Materials Science and Engineering, Institute of Physics Publishing, Bristol and Philadelphia, 1989.
- [131] Tummala R.R., Rymaszewski E.J. (eds.), Microelectronics Packaging Handbook, van Nostrand Reinhold, New York 1989.
- [132] Elbel T., Miniaturized Thermodynamic Radiation Sensors Covering a Wide Range with Respect to Sensitivity or Time Constant, Sensors and Actuators A25-27, 1991, pp. 653-656.
- [133] Muller R.S., Kamins T.I., Device Electronics for Integrated Circuits, John Wiley & Sons, New York, 1986.
- [134] H.A. Schafft, "Open Forum: Measurement, use and interpretation of TCR", International Wafer Level Reliability Workshop, Lake Tahoe, CA, Okt. 7-10, 1990, pp. 211-218.
- [135] D. Kunze, Fraunhofer IMS Dresden, private Mitteilung.
- [136] K. Lukat, Fraunhofer IMS Dresden, private Mitteilung.
- [137] U. Lange, "Implementierung und Bewertung verschiedener Modelle zur Beschreibung von Degradationsprozessen in höchstintegrierten Bauelementen zur Lebensdauerprognose integrierter Schaltungen", Dresden, Univ., Diplomarbeit, 1997.